



SPP/M-799

08/851608
08/086976
PATENT

453285

TRENCH DMOS POWER TRANSISTOR WITH
FIELD-SHAPING BODY PROFILE AND
THREE-DIMENSIONAL GEOMETRY

Constantin Bulucea
Rebecca Rossen

FIELD OF THE INVENTION

This invention relates to power switching transistors and more particularly to vertical MOSFETs that have a gate region located in a "trench" in the semiconductor material.

BACKGROUND OF THE INVENTION

MOSFET semiconductor devices in which the gate is formed in a vertically oriented groove in the semiconductor material so that current flow is substantially vertical, have been studied recently by several workers in the field. Ueda, Takagi and Kano, in IEEE Trans. on Electron Devices, Vol. ED-32 (1985) 2-6, have studied the formation of vertically oriented rectangular grooves by a reactive ion beam etching technique, where the structure manifests reduced on-resistance and high cell packing density. Chang and co-workers, in a series of papers, have also studied formation of vertically oriented rectangular grooves, produced by photolithographic techniques, in semiconductor material and self-alignment of the groove boundaries. See, for example, H.R. Chang, et al., IEEE Trans. on Electron Devices, Vol. ED-34 (1987) 2329-2334 and references cited therein. Blanchard, in U.S. Patent No. 4,767,722, discloses a method for making vertical channel DMOS structures including the use of a vertically oriented rectangular groove filled with doped polysilicon that serves as a gate.

In another research direction, Marcus, Wilson and co-workers have discussed the effects of oxidization on curved silicon surfaces of various shapes, including right angle corners and cylinders and cylindrical cavities. See, for example, Marcus and Sheng, Jour. Electrochemical Soc., Vol. 129 (1982) 1278-1282; Wilson and Marcus, Jour. Electrochemical Soc., Vol. 134 (1987). See also Yamabe and Imai, IEEE Trans. on Electron Devices, Vol. ED-34 (1987)

1 1681-1687.

2 Lidow and Herman, in U.S. Patents Nos. 4,593,302 and
3 4,680,853, disclose the fabrication of planar power MOSFETs
4 having hexagonally shaped source cells with hexagonally
5 shaped channels being formed beneath the source region in
6 the semiconductor material.

7

8 SUMMARY OF THE INVENTION

9 This invention provides an optimized version of a power
10 metal-oxide-semiconductor field-effect transistor (MOSFET)
11 that has the gate region positioned in a vertically oriented
12 groove or "trench" that extends from the top surface of the
13 structure downward, using a three-dimensional cell geometry
14 that maximizes the gate dielectric breakdown voltage and
15 also provides position of voltage breakdown initiation to
16 allow use of controlled bulk semiconductor breakdown. Bulk
17 breakdown is achieved by using a two-dimensional, field
18 shaping, dopant profile that includes a central deep p⁺ (or
19 n⁺) layer that is laterally adjacent to a p body layer and
20 that is vertically adjacent to an epitaxial layer of
21 appropriate thickness and a gate dielectric of appropriate
22 thickness in a trench.

23 These objects may be realized in accordance with this
24 invention by apparatus that includes:

25 A substrate of first conductivity type, a first
26 covering layer of first conductivity type lying on the
27 substrate, a second covering layer of second conductivity
28 type lying on the first covering layer and having a bottom
29 surface, and a third covering layer of heavily doped first
30 conductivity type having a top surface and partly lying over
31 the second covering layer, where a portion of the second
32 covering layer is heavily doped and extends vertically
33 upward through a portion of the third covering layer to the
34 top surface of the third covering layer. The apparatus also
35 includes a trench having a bottom surface and side surfaces
36 and extending downward from the top surface of the third
37 covering layer, through the third and second covering layers
38 and through a portion of the first covering layer, where the

1 bottom surface of the trench lies above a lowest part of the
2 bottom surface of the second covering layer. Electrically
3 conducting material is positioned in the trench, and an
4 oxide layer is positioned between this electrically
5 conducting material and the trench bottom and side
6 surfaces. Finally, three electrodes are attached to the
7 electrically conducting material, to the third covering
8 layer, and to the substrate, respectively. This apparatus
9 allows the transistor to avoid initiation of avalanche
10 breakdown adjacent to the trench.

11

12 BRIEF DESCRIPTION OF THE DRAWINGS

13 Figure 1 is a schematic cross-sectional view of a
14 trench DMOS power transistor cell in the prior art.

15 Figure 2A is a schematic illustration of a trench DMOS
16 power transistor, constructed in an open-cell or stripe
17 geometry.

18 Figure 2B is a schematic illustration of a trench DMOS
19 power transistor, constructed in a closed-cell geometry.

20 Figures 3A and 3B are graphic illustrations of the
21 current versus applied voltage characteristics of a
22 representative open-cell trench DMOS transistor that has
23 distant and closely spaced body contacts, respectively.

24 Figure 4 is a schematic cross-sectional view of the
25 electrical field structure in a trench DMOS transistor that
26 has no deep body profile, indicating the site of initial
27 voltage breakdown.

28 Figure 5 is a graphic illustration of the results of a
29 computer simulation of the electrical field lines in a
30 trench DMOS transistor where the deep body junction is
31 shallower than is the trench depth, indicating the site of
32 initial voltage breakdown.

33 Figure 6 is a schematic cross-sectional view of a
34 planar DMOS transistor, indicating the depletion region at
35 the point of breakdown initiation.

36 Figure 7 is a schematic plan view of the oxide covering
37 profile for trench walls with square corners.

38 Figure 8 is a schematic cross-sectional view of one

1 embodiment of the invention.

2 Figure 9 is a graphic illustration of the results of a
3 computer simulation of the electrical field lines in a
4 trenched DMOS transistor where the deep body junction lies
5 at a greater depth than does the bottom of the trench.

6 Figures 10A and 10B compare the areas of intersection
7 of intersecting trench legs, for a square-cell design and a
8 hexagonal-cell design.

9 Figures 11 and 12 are graphical views of the doping
10 concentrations at various depths below the top surface of
11 the transistor cell shown in Figure 8, in the channel region
12 indicated by the line CC and in a deep body region indicated
13 by the line DD, respectively.

14 Figures 13, 14, and 15 are schematic cross-sectional
15 views illustrating a transistor cell avalanche breakdown
16 adjacent to the trench (Figures 13 and 14) and in the bulk
17 material (Figures 15), showing the gate oxide thickness and
18 the depths of the trench and epitaxial layer for three
19 choices of p⁺ region depth ("junction depth").

20 Figures 16 and 17 are schematic cross-sectional views
21 illustrating transistor cell avalanche breakdown adjacent to
22 the trench for decreases in epitaxial layer thickness, with
23 all other variables unchanged.

24 Figures 18, 19 and 20 are schematic cross-sectional
25 views illustrating transistor cell avalanche breakdown
26 adjacent to the trench (Figures 18 and 19) and in the bulk
27 of the material (Figure 20), for increasing gate oxide
28 thickness.

29 Figure 21 is a schematic plan view of a group of
30 transistor cells (square-cell geometry, for illustrative
31 convenience), indicating the positions X_1X_2 and $X'_1X'_2$ of two
32 planes for which cross-sectional views are provided in
33 Figures 22A through 31B.

34 Figures 22A, 22B through 31A, 31B illustrate the
35 results of ten groups of related process steps that may be
36 used to produce the apparatus shown in Figure 8. Figures
37 22A and 22B cross-sectional views defined by the planes
38 indicated as $X'_1X'_2$ and X_1X_2 , respectively, in Figure 21; and

1 the other Figures in this group have similar
2 interpretations.

3 Figure 32 is a graphic view comparing the p dopant
4 concentration as a function of horizontal distance into the
5 p body portion of the channel region of a transistor cell,
6 before and after formation of the sacrificial oxide layer at
7 the edge of the trench, as a result of preferential
8 segregation of p dopant in the sacrificial oxide layer.

9 Figure 33 is a graphic view of the n+ region, p body
10 region and n- epitaxial layer dopant profiles, before and
11 after formation of the sacrificial oxide layer at the edge
12 of the trench, as a result of preferential segregation of p
13 dopant in the oxide layer and of n dopant in the silicon (n+
14 and n-).

15

16 DETAILED DESCRIPTION

17 (A) DEVICE DESCRIPTION

18 Figure 1 illustrates a representative MOSFET with the
19 gate positioned in a vertically oriented rectangular trench,
20 as shown in the prior art. This structure is often called a
21 trench vertical DMOSFET. It is "vertical" because the drain
22 contact appears on the back or underside of the substrate
23 and because the channel flow of current from source to drain
24 is approximately vertical. This minimizes the higher
25 resistance associated with bent or curved current paths or
26 with parasitic field effect construction. The device is
27 also doubly diffused (prefix "D") because the source region
28 is diffused into the epitaxial material on top of a portion
29 of the earlier-diffused body region of opposite conductivity
30 type. This structure uses the trench side wall area rather
31 than other silicon surface area for current control by the
32 gate and has a substantially vertical current flow
33 associated with it. This structure is particularly
34 appropriate for power switching transistors where the
35 current carried through a given transverse silicon area is
36 to be maximized.

37 Two types of trench DMOSFET layouts have been proposed
38 by workers in the field, and these are shown in Figures 2A

1 and 2B. The open-cell or stripe geometry shown in Figure 2A
2 has been reported in papers published by Matsushita Electric
3 Company in Japan and by General Electric Company in the
4 United States. This implementation results in a surface
5 packing density that is superior to the closed-cell geometry
6 illustrated in Figure 2B. However, the open-cell or stripe
7 geometry is inherently more susceptible to "bipolar
8 breakdown," which is controlled in part by the resistance
9 between the intrinsic body region below the gate region and
10 the body contact.

11 Figure 3A shows the current versus voltage (I-V)
12 characteristics of an open-cell DMOSFET built by the
13 inventors hereof; this structure has p+ diffused body
14 contacts placed perpendicular to the trench or trenches, and
15 the distance between body contacts is 180 μm , which is
16 relatively large. When the drain voltage exceeds a certain
17 breakdown value, the bipolar breakdown phenomenon is
18 manifest where the drain current increases prematurely for
19 drain voltages below the drain-source junction breakdown
20 voltage (BVDSF). Figure 3B shows the output I-V
21 characteristics of a similar transistor with more closely
22 spaced body contacts, about 40 μm ; this structure does not
23 display the type of breakdown that is exhibited in Figure
24 3A. However, the transistor corresponding to Figure 3B is
25 incapable of carrying as much current as does the device
26 that corresponds to Figure 3A, because of the greater body
27 contact area in the Figure 3B structure. An engineering
28 trade-off must be made between on-resistance, breakdown
29 voltage and other engineering figures of merit so that the
30 perimeter-to-area ratio Z/A advantage of the open-cell is
31 lost.

32 Given these constraints, the closed-cell geometry
33 appears to be more practical. However, the closed-cell
34 geometry has at least three associated problems that do not
35 appear to have been reported on in the technical or patent
36 literature.

37 The first problem is semiconductor surface breakdown.
38 The structure shown in Figure 1, whether built in an open-

1 cell or in a closed-cell geometry, has its body-drain
2 junction terminated perpendicular to the long direction of
3 the trench. This junction is thus exposed to electric field
4 line crowding and to breakdown in the epitaxial material
5 adjacent to the bottom corners of the trench, when the
6 device is biased in the BVDSS condition. This semiconductor
7 surface breakdown carries with it an undesirable hot carrier
8 injection effect, whereby high energy mobile carriers
9 (holes, where the device is an n-channel MOSFET) are
10 transported into the gate oxide. These carriers, created as
11 electron-hole pairs by avalanche multiplication, are
12 accelerated by the presence of the strong electric field,
13 and some of the carriers of a given type (electrons or
14 holes) reach the silicon-oxide interface with sufficient
15 energy to overcome the energy barrier (approximately 3.65 eV
16 for holes) present at the interface and thus move into the
17 oxide. Hot carrier injection will occur if the position of
18 maximum electrical field is within one mean free path (in
19 the silicon) of the silicon-oxide interface. If no special
20 precautions are taken, the maximum electrical field in the
21 structure shown in Figure 1 will unavoidably be at the
22 interface so that hot carrier injection will occur as
23 illustrated in Figure 4.

24 In a n-channel (p-channel) DMOSFET, hot carrier
25 injection leads to a positive (negative) charging of the
26 gate oxide and the creation of a local electrical field that
27 counteracts the electrical field provided by the gate
28 voltage. The result is that the total electrical field in
29 the nearby silicon is relaxed, relative to what the field
30 would be in the absence of hot carrier injection, and the
31 electrical field in the oxide is stressed further. This
32 relaxation of electrical field in the silicon causes an
33 increase in the local breakdown voltage BVDSS. This
34 increase in breakdown voltage, commonly called "breakdown
35 walk-out," indicates the presence of otherwise-unobservable
36 hot carrier injections in the gate oxide region. An
37 increase in BVDSS is not harmful, but the stressing of the
38 gate oxide is a reliability concern because carrier

1 injection can ultimately lead to irreversible oxide
2 breakdown. Experiments have shown that electronic charges,
3 after injection into silicon, are permanently trapped there
4 at room temperature.

5 We have made measurements on test devices and have
6 performed computer simulations that have revealed the
7 presence of unacceptably heavy avalanche injection in trench
8 DMOSFET structures that are made with no special provision
9 to suppress semiconductor surface breakdown. Figure 5
10 exhibits the results of one computer simulation, where the
11 brackets placed on the electrical field lines indicate the
12 areas of high electrical field strength (greater than 3×10^5
13 volts/cm in this example). Surface breakdown occurs
14 adjacent to a trench corner in this example. If this
15 breakdown can be forced into the bulk of the silicon
16 material, away from the trench and gate oxide, the junction
17 breakdown is no longer associated with irreversible oxide
18 phenomena.

19 Equally important to the hot-carrier injection problem,
20 surface breakdown is undesirable from the point of view of
21 position of the source of avalanche-generated carriers
22 relative to the body contact. If surface breakdown takes
23 place adjacent to the trench, holes (electrons) flow
24 laterally inside the p- (n-) region, toward the body
25 contact. This forward biases the source-to-body junction
26 and brings the transistor into a bipolar breakdown mode,
27 latch-back. Hence, for a latch-back-free design, the drain
28 breakdown must be controlled such that breakdown occurs on
29 the contact side of the p- (n-) region, thus avoiding
30 lateral current flow in the high-resistivity body region.

31 Planar DMOS transistors do not have the surface
32 breakdown problem, due to their intrinsic topology. These
33 transistors use the merger at the surface of depletion
34 regions of two adjacent cells, under the gate, thus
35 uniformizing the field structure at the surface. In other
36 words, the planar transistors benefit from the field shaping
37 determined by cell placement.

38 Figure 6 illustrates merging of the depletion regions

1 of two adjacent cells of a planar DMOS transistor, when the
2 gate region 30 and source 28 are set at a common voltage of
3 -500v and the drain region 23 is maintained at 0 volts. The
4 arrows in Figure 6 indicate paths across the depletion
5 region that may produce avalanche breakdown across the p-n
6 junction formed between the body region 27 and the epi layer
7 25 in a planar DMOS transistor. Typically, breakdown occurs
8 near a curved region of the junction.

9 A second problem is oxide dielectric breakdown. In a
10 closed-cell geometry, the trench side wall oxide is grown
11 under nonplanar, two-dimensional conditions at intersections
12 of trench faces. This causes nonplanar, viscous deformation
13 and stress in the adjacent gate oxide material. According
14 to published theoretical and experimental evidence, the
15 oxide that grows on the side walls of, for example, a square
16 cell DMOS transistor is thinned and distorted at an
17 intersection of two adjacent trench faces in a manner
18 illustrated in Figure 7. When these distortions are
19 combined with conformal covering of the surface of gate
20 material, the oxide profile may develop near-atomically
21 sharp field concentration sites and may manifest premature
22 dielectric breakdown.

23 This problem can be managed and eliminated to some
24 extent by growing and etching away a "sacrificial oxide
25 layer" before the gate oxide is grown on the trench walls,
26 as analyzed by Yamabe and Imai, cited above. This
27 sacrificial oxidization rounds off the sharp corners of the
28 initial trench profile. This improvement is obtained at the
29 cost of using an additional thermal cycle, during which time
30 an initially shallow impurity profile will diffuse
31 vertically and laterally into the adjacent semiconductor
32 material.

33 A third problem is the development of clusters of
34 silicon microcolumns known as "black silicon" during the
35 trench etch process. Black silicon occurs as a result of
36 the presence of materials (such as defect clusters) on the
37 silicon surface that have etch rates lower than that of the
38 silicon itself; these materials act as micromasks that

1 prevent the etching of the silicon microcolumns. These
2 materials may result from either an incomplete removal of an
3 oxide trench mask, or they may be deposited on the surface
4 during the trench etch process. The probability of
5 obtaining black silicon has been observed to increase with
6 an increase in the area of exposed silicon and to increase
7 where the silicon area is not closely surrounded by
8 reflecting walls, for example at the intersection of two
9 trench faces. This may result from variations in efficiency
10 of sputter etching of the micromasking materials.

11 Figure 8 illustrates one embodiment of the invention,
12 showing half of a hexagonally shaped trench DMOS structure
13 21. The structure includes, in this embodiment, an n^+
14 substrate 23, on which is grown a lightly doped epitaxial
15 layer (n) 25 of a predetermined depth d_{epi} . Within the epi
16 layer 25, a body region 27 of opposite conductivity (p, p+)
17 is provided. Except in a certain central region that will
18 be discussed shortly, the p body region is substantially
19 planar and lies a distance d_{min} below the top surface of the
20 epi layer 27. Another covering layer 28 (n^+) overlying most
21 of the body region 25 serves as source. A hexagonally
22 shaped trench 29 is provided in the epitaxial layer, opening
23 toward the top and having a predetermined depth d_{tr} . The
24 trench 29 associated with a transistor cell defines a cell
25 region 31 that is also hexagonally shaped in horizontal
26 cross-section. Within the cell region 31, the body region
27 rises to the top surface of the epi layer 25 and forms an
28 exposed pattern 33 in a horizontal cross section at the top
29 surface of the cell region. This central exposed portion of
30 the body region is more heavily doped (p+) than the
31 substantially planar remainder of the body region. Further,
32 this central portion of the body region extends to a depth
33 d_{max} , below the surface of the epi layer 25, that is greater
34 than the trench depth d_{tr} for the transistor cell. The
35 distance from the deepest part of the (p+) body region to
36 the substrate-epi layer junction is less than the depletion
37 width of a planar p+/n junction that has the same doping
38 profile and is reverse biased around its breakdown

1 voltage. That is, a central portion 27c of the body region
2 lies below a plane that is defined by the bottom of the
3 trench 29 for the transistor cell. The transistor cell 21
4 need not have a hexagonal shape for basic transistor
5 operation; any polygonal shape will suffice, but a regular
6 rectangular shape and a regular hexagonal shape are the most
7 convenient for layout purposes as these shapes allow a
8 regular tessellation of the plane. A triangular shape,
9 although it also allows a tessellation of the plane, is not
10 attractive as the sharp trench corners for a triangular-
11 shaped cell are undesirable.

12 The embodiment of the invention illustrated in Figure 8
13 has several important features: (1) a horizontal section of
14 the transistor cell shows a hexagonally shaped trench, used
15 to suppress oxide dielectric breakdown and for other
16 beneficial purposes; (2) the trench vertical depth is less
17 than the depth of the deepest part of the body region, to
18 force voltage breakdown away from the trench surfaces and
19 into the bulk of the semiconductor material; and (3) the
20 intersection of adjacent trench "legs" forms a triangular
21 region with reduced area, for purposes of diminishing the
22 growth of black silicon columns. As noted, a deep body
23 diffusion is included in the center of the transistor cell
24 21 where the body contact is to be made. This diffusion is
25 deeper than the trench depth by an amount that depends upon
26 gate oxide thickness and upon epitaxial silicon resistivity
27 so that the semiconductor breakdown is forced away from any
28 trench surface or corner and into the bulk of the
29 semiconductor material, namely inside the field-constricted
30 region created by the deep body junction and the adjacent
31 substrate ("reach-through bulk breakdown"). Using this
32 diffusion profile, the breakdown voltage of the transistor
33 is relatively stable and hot carrier injection is
34 suppressed. Moreover, avalanche breakdown occurs below the
35 body contact, not laterally along the contact, and lateral
36 voltage drop through the body region, which would lead to
37 bipolar breakdown, is avoided. The reverse breakdown I-V
38 characteristic of the transistor cell has an abrupt or

1 "hard" appearance because it is determined by bulk
2 breakdown, and it takes place relatively uniformly in the
3 active area. The transistor cell is free of high current
4 concentration (avalanche) and is free of bipolar breakdown
5 and can thus carry reverse avalanche currents that are
6 comparable in magnitude to the forward current; this may be
7 useful in some applications.

8 Figure 9 shows the results of a computer simulation of
9 BVDSS operation of a trenched DMOS transistor constructed
10 according to the invention, where the deepest part of the
11 deep body region lies below the bottom of the trench. The
12 field structure illustrated in Figure 9 reveals bulk
13 semiconductor breakdown, as desired. This should be
14 compared to the structure illustrated in Figure 5 in which
15 the deepest part of the body region lies above the bottom of
16 the trench and in which surface breakdown prevails.

17 In a horizontal cross-section, the trench side walls
18 intersect at angles of approximately 120° , as compared to an
19 intersection angle of 90° in a rectangular cell design.
20 This offers a substantial improvement for two-dimensional
21 oxidation conditions as it reduces stress at the corners and
22 promotes increased uniformity of oxide thickness. Further,
23 the hexagon corners may become rounded off during the trench
24 mask lithography and etching processes that precede trench
25 formation so that the DMOS cells approach the cylindrical
26 shape of a natural, field-controlled current valve. A
27 hexagonal cell, trench DMOS is expected to have a higher
28 gate rupture breakdown voltage than does its rectangular
29 cell counterpart. For transistor operation the trench
30 shape, in horizontal cross section (plan view), may be a
31 polygon (not necessarily regular) or a circle or an oval;
32 but the regular hexagon and polygonal shapes approaching a
33 circle are the preferred shapes from the point of view of
34 maximizing the gate oxide rupture voltage.

35 With reference to Figure 10A, the open area at the
36 trench intersection for a rectangular design is b^2 , where b
37 is the trench width. By contrast, for the hexagonally
38 shaped trench design (Figure 10B), the open area at a trench

1 intersection is $\sqrt{3}b^2/4 = 0.43b^2$, a reduction by more than
2 50% in the corresponding open area relative to the
3 conventional rectangular design. As noted earlier, the
4 probability of formation of black silicon columns increases
5 as the open area at trench intersections increases, so that
6 a hexagonally-shaped trench will be less susceptible to the
7 black silicon problem than its rectangular cell
8 counterpart. Further, one can show that the hexagonal
9 shaped cell design has the same Z/A figure of merit as does
10 a square cell design with the same cell opening, a, and the
11 same trench width, b. The Z/A parameter for each of these
12 cells is

T₀₁₄₀
13
$$\frac{Z}{A} \equiv \frac{4a}{(a+b)^2}$$

14 Thus, the linear region ohmic-resistance of a hexagonal cell,
15 trench DMOS transistor is neither superior to nor inferior
16 to the corresponding square cell transistor that occupies
17 the same silicon area.

18 Figure 11 illustrates graphically the approximate
19 doping concentration taken along a cross-section line CC
20 that is adjacent to a trench 29, as indicated in Figure 8.
21 Distance, shown in microns along the abscissa of Figure 11,
22 is measured from the top surface of the cell. Beginning at
23 the top surface and moving down, the first layer is an n+
24 source region 28 with a maximum n type doping concentration
25 (at the surface) of approximately 10^{20} cm^{-3} ; this extends to
26 a depth of approximately 1 μm . The next dopant layer
27 encountered is a p type body region 27, having a maximum
28 concentration of approximately 7×10^{16} and decreasing as
29 the distance from the top surface increases; the body region
30 27 extends from a first junction (source-body) at
31 approximately 1 μm depth to a second junction (body-epi
32 layer) at approximately 2.7 μm depth. The next layer
33 encountered is an n type epitaxial layer 25 having an
34 approximately constant doping concentration of about $5 \times$
35 10^{15} cm^{-3} and extending from the second junction point at
36 2.7 μm depth to a transition region that is located at a
37 depth of 6 μm . An n+ drain region 23 lies below and is
38 contiguous to the epitaxial layer 25; doping concentration

1 in the n⁺ drain region 23 increases from about $5 \times 10^{15} \text{ cm}^{-3}$
 2 to a maximum value of approximately $5 \times 10^{18} \text{ cm}^{-3}$ as the
 3 depth increases.

4 Figure 12 exhibits the doping concentration along a
 5 deep body line DD shown in Figure 8. At the top surface, a
 6 heavily-doped p type body region 28 of maximum concentration
 7 approximately $7 \times 10^{19} \text{ cm}^{-3}$ (at the top surface) is present
 8 and extends from the top surface to a depth of approximately
 9 $4.5 \mu\text{m}$. An n type epitaxial layer of doping concentration
 10 substantially $5 \times 10^{15} \text{ cm}^{-3}$ extends from a first junction at
 11 $4.5 \mu\text{m}$ to a transition region at approximately $6 \mu\text{m}$. Beyond a
 12 depth of $6 \mu\text{m}$, the heavily doped n⁺ drain, having maximum
 13 concentration of substantially $5 \times 10^{18} \text{ cm}^{-3}$ is positioned
 14 contiguous to the n type epitaxial layer. All dopant
 15 profile data in Figures 11 and 12 here refer to a low
 16 voltage (~ 60 volts breakdown) trench DMOS transistor.

17 The absolute depth of the p⁺ deep body region 27C
 18 (shown as approximately $4.5 \mu\text{m}$ in Figure 12) is not of
 19 controlling importance for the position of initial breakdown
 20 in the transistor cell. The important parameters are
 21 (1) the difference between the p⁺ region depth (called
 22 simply "junction depth" here) and the trench depth, (2) the
 23 difference between the depth of the bottom surface of the
 24 epitaxial layer 25 and the bottom of the p⁺ deep body region
 25 27c (shown as approximately $1.5 \mu\text{m}$ in Figure 12) and (3) the
 26 gate oxide thickness.

27 We have performed extensive simulations to identify the
 28 initial point of voltage breakdown in a transistor cell of
 29 the configuration illustrated in Figure 8, using the PISCES
 30 program available from Technology Modeling Associates, Palo
 31 Alto, California. Avalanche breakdown occurs by definition
 32 at the point, if any, along an electric line ($x_0 \leq x' \leq x$) for
 33 which the current multiplication integral equals one; that
 34 is

$$\int_{x_0}^x \alpha_n(x') \exp\left[\int_{x_0}^{x'} (\alpha_p(x'') - \alpha_n(x'')) dx''\right] dx' = 1, \quad (1)$$

38 where $\alpha_n(x)$ and $\alpha_p(x)$ are carrier ionization coefficients

1 for electrons and holes, respectively, that depend upon the
2 local electrical field strength E and other variables. Two
3 positions of interest for initiation of avalanche breakdown
4 are (1) a point P_1 in the channel region adjacent to a
5 corner of the trench and (2) a point P_2 in the bulk of the
6 semiconductor material that is spaced apart by several
7 microns from the trench and channel region. Avalanche
8 breakdown adjacent to the trench is undesirable; avalanche
9 breakdown, if it occurs at all, in the bulk of the material
10 at a position such as P_2 is acceptable, for the reasons
11 discussed above.

12 In our simulations, the n^+ source region 28 and the
13 gate region 29 were both held at 0 volts, according to the
14 customary definition of drain breakdown voltage $BVDSS$. The
15 voltage of the drain region 23 was increased incrementally,
16 beginning at 0 volts (without ionization integral
17 calculation) and from 50 volts upward in one-volt increments
18 (with calculation of the ionization integral value from
19 Eq. (1)), until the avalanche breakdown equation shown above
20 was satisfied at some point along a current flow line. The
21 point for which avalanche breakdown first occurs (i.e., with
22 the lowest drain voltage) is identified as the point of
23 initial avalanche breakdown.

24 We found, surprisingly, that if initial avalanche
25 breakdown is to occur in the bulk rather than adjacent to a
26 trench corner, it is not sufficient that the junction depth
27 be at least equal to the trench depth; junction depth minus
28 trench depth must exceed a lower bound that is approximately
29 $0.5\mu\text{m}$ and may be greater in some situations. This is
30 illustrated in Figures 13, 14 and 15. In Figure 13, the
31 trench depth and the junction depth are approximately equal,
32 each being about $3.5\mu\text{m}$ below the top surface of the
33 transistor cell; epitaxial layer thickness, measured from
34 the top surface, is $5.25\mu\text{m}$. In this situation, avalanche
35 breakdown is initiated adjacent to a corner of the trench
36 indicated by an X, when the drain voltage reaches
37 approximately 64.2 volts.

38 In Figure 14, trench depth is $3.5\mu\text{m}$ and junction depth

1 is 4 μm ; epitaxial layer thickness is 5.25 μm . Avalanche
2 breakdown is initiated adjacent to a corner of the trench
3 when the drain voltage reaches approximately 65.2 volts. A
4 slight improvement in breakdown voltage occurs, but
5 avalanche breakdown is still initiated adjacent to a corner
6 of the trench, which is undesirable.

7 In Figure 15, the trench depth is 3.5 μm but the
8 junction depth is about 4.5 μm ; epitaxial layer thickness is
9 5.25 μm . Here, avalanche breakdown is initiated in the bulk
10 of the material, at the position marked X, and the
11 associated breakdown voltage is approximately 61.8 volts.
12 In Figures 13, 14 and 15, the gate oxide thickness was 0.1
13 μm .

14 Another variable of importance here is the difference
15 between junction depth and depth of the bottom surface of
16 the epitaxial layer. Avalanche breakdown at a point in the
17 bulk at the junction is of the nature of a reach-through
18 breakdown across the epitaxial layer. Thus, the epitaxial
19 layer should not be too great or reach-through breakdown
20 across the epitaxial layer may not occur; and initiation of
21 avalanche breakdown in the bulk may become impossible or
22 very difficult, even where the junction depth is much larger
23 than the trench depth.

24 In Figures 16 and 17, the gate oxide thickness is
25 0.10 μm and the epitaxial layer thickness in the region of
26 maximum junction depth is decreased from 5.25 μm in Figure
27 14 to 5 μm (Figure 16) and to 4.5 μm (Figure 17). Where the
28 junction depth is only 0.50 μm larger than the trench depth,
29 avalanche breakdown is initiated adjacent to a trench corner
30 for epi layer thickness that is decreased to 5.0 μm
31 (Figure 16) and to 4.5 μm (Figure 17). The corresponding
32 drain-source breakdown voltages are 61.25 volts (Figure 16)
33 and 52.7 volts (Figure 17). As would be expected, drain-
34 source breakdown voltage decreases markedly as the epi layer
35 thickness is decreased.

36 A third variable of importance here is the thickness of
37 the oxide layer separating the gate material 29 (for
38 example, doped polysilicon) from the surrounding n-type and

1 p-type semiconductor materials. If the gate oxide thickness
2 is increased, the gate oxide can take up a larger portion of
3 the stress associated with the local electrical field, and
4 initiation of avalanche breakdown adjacent to the trench
5 becomes less likely. However, if the gate oxide thickness
6 is increased, the on-state resistance is also increased
7 (undesirable) and the gate voltage has less effect on
8 current flow in the channel region; for this reason, the
9 gate oxide thickness probably should not be increased beyond
10 0.20 μm . The field-shaping that can be accomplished by
11 increasing the oxide thickness becomes more efficient as the
12 breakdown voltage specified for the transistor increases; in
13 higher-voltage transistors, the channel resistance makes a
14 proportionately smaller contribution to total on-resistance.

15 Figures 18 and 19 illustrate the effect of increasing
16 the gate oxide thickness t_{ox} , originally set at 0.10 μm , on
17 the initiation of avalanche breakdown. In each of Figures
18 18 and 19, the trench depth is 3.5 μm and the junction depth
19 is 4 μm . As noted above in the discussion of Figure 14,
20 with $t_{\text{ox}} = 0.1 \mu\text{m}$, avalanche breakdown is initiated adjacent
21 to a corner of the trench, when the drain source voltage
22 reaches 65.2 volts. When the gate oxide thickness is
23 increased to $t_{\text{ox}} = 0.14 \mu\text{m}$ (Figure 18), avalanche breakdown
24 is still initiated adjacent to the trench corner and the
25 drain-source voltage at breakdown is 67.5 volts. With the
26 oxide thickness increased to $t_{\text{ox}} = 0.20 \mu\text{m}$ (Figure 19),
27 avalanche breakdown is initiated in the bulk, adjacent to a
28 point on the deep body-epitaxial layer junction that is
29 spaced apart from the trench, and the drain-source voltage
30 at breakdown is increased to 69.6 volts. Where a gate oxide
31 thickness of $t_{\text{ox}} = 0.20 \mu\text{m}$ is used, the on-state resistance
32 of the channel region is increased to possibly-unacceptable
33 values in low-voltage transistors. However, gate oxide
34 thickness is a control variable for positioning of the
35 initial point of avalanche breakdown and for control of the
36 associated breakdown voltage: Ceteris paribus, as t_{ox}
37 increases, the drain-source breakdown voltage increases and
38 the point of initial avalanche breakdown tends to move away

1 from the trench and into the bulk material, as desired.
2 Figure 20 illustrates the point of initiation of avalanche
3 breakdown for trench depth = junction depth = $3.5 \mu\text{m}$ and
4 $t_{\text{ox}} = 0.20 \mu\text{m}$: The point of initiation of avalanche
5 breakdown remains adjacent to a trench corner, even for a
6 relatively large gate oxide thickness.

7 Figures 13-20 illustrate the control of the point of
8 initiation of avalanche breakdown based upon parameters such
9 as (1) the difference between (maximum) junction depth and
10 trench depth, (2) thickness at the deepest part of the
11 junction of the epitaxial layer and (3) gate oxide
12 thickness. The numbers used in Figures 13-20 are represen-
13 tative of the situations discussed in connection with these
14 figures. The values of the parameters themselves will vary
15 with the magnitude of doping concentrations in the
16 semiconductor materials as well as with other semiconductor
17 parameters. The field shaping technique described herein is
18 also applicable to open-cell or stripe geometry transistors
19 that have deep body regions positioned between adjacent
20 trenches.

21

22 (B) PROCESS DESCRIPTION

23 Figures 22A and 22B are schematic cross-sectional views
24 of a transistor cell shown in plan view in Figure 21, where
25 the cross-sectional views are taken with respect to planes
26 indicated by the lines $X_1'X_2'$ (Figure 22A) and $X_1^{\bullet}X_2^{\bullet}$
27 (Figure 22B) for a first related group of process steps. In
28 this first group of process steps, the operator (1a)
29 provides a heavily doped (n+) substrate 23 of resistivity
30 substantially $0.005\text{--}0.01 \text{ Ohm-cm}$ and thickness substantially
31 $500 \mu\text{m}$; (1b) provides a covering layer 25 of the same
32 conductivity type as the substrate but of lower doping
33 (resistivity substantially 1 Ohm-cm) and of thickness
34 substantially $6\text{--}7 \mu\text{m}$; (1c) provides an oxide of thickness
35 substantially $0.6 \mu\text{m}$ on the surface of layer 25;
36 (1d) provides a first mask over the oxidized surface of the
37 covering layer 25 with a first aperture therein of diameter
38 substantially $3\text{--}4 \mu\text{m}$, and etches away the oxide exposed

1 within the aperture; (1e) provides a thin implant oxide (not
2 shown) of thickness substantially 450 Å on the upper silicon
3 surface exposed by step 1d; (1f) uses ion implantation of
4 second conductivity type (for example, B ions that
5 correspond to dopant of p type) of energy substantially 60
6 keV and dose substantially $3.2 \times 10^{15} \text{ cm}^{-2}$ to convert an
7 upper portion 27a of the covering layer 25 from n type
8 (first conductivity type) to p+ type (second conductivity
9 type) of thickness substantially 450 Å, as indicated in
10 Figures 22A and 22B; (1g) provides an anneal and drive-in in
11 the presence of N₂ gas for a time interval of substantially
12 10 minutes at a temperature of substantially T = 1050°C; and
13 (1h) provides a drive-in in the presence of wet O₂ for a
14 time interval $\Delta t = 60 \text{ min.}$ at a temperature of T = 950°C,
15 leaving an oxide thickness (2600 Å) on the top surface of
16 the structure including the p+ region.

17 In a second group of related process steps, indicated
18 in Figures 23A and 23B, the operator (2a) provides a mask
19 over the upper surface of the structure with a second
20 aperture therein of predetermined size and position adjacent
21 to and partly overlapping the first aperture (step 1c), and
22 etches away the oxide [produced in the drive-in operation of
23 steps (1g) and (1h)] that is exposed within the second
24 aperture; (2b) provides a thin implant oxide (not shown) of
25 thickness substantially 450 Å on the upper silicon surface
26 exposed by step (2a); (2c) provides ion implantation of ions
27 of second conductivity type (for example, B ions) of energy
28 substantially 60 keV and dose substantially $2.7 \times 10^{13} \text{ cm}^{-2}$
29 to convert a second upper portion of the covering layer 25
30 from n type to p type, where the first ion implant region
31 27a (p+) and the second ion implant region 27b (p) may have
32 an overlap region 27c in a lateral direction to provide a
33 transition region from p to p+ as indicated in Figures 23A
34 and 23B; (2d) provides a drive-in of the ions in regions
35 27a, 27b and 27c for a time interval of substantially
36 120 min. at a temperature of substantially T = 1150°C, and
37 removes any oxide grown in regions 27b and 27c during this
38 drive-in; (2e) provides a thin implant oxide layer of

1 thickness substantially 300 Å on the upper silicon surface
2 of regions 27b and 27c; (2f) provides a mask with a
3 third aperture therein, the aperture exposing substantially
4 all of the p region 27b and of the p/p+ transition region
5 27c; (2g) provides an ion implant of second conductivity
6 type (for example, As) of energy substantially 80 keV and
7 dose substantially $5.8 \times 10^{15} \text{ cm}^{-2}$ to convert an upper
8 portion 28 (of thickness substantially 1600 Å) of the p
9 region 27b and the p/p+ region 27c from second conductivity
10 type (p) to heavily doped first conductivity type (n+), as
11 illustrated in Figures 23A and 23B; and (2h) deposits low
12 temperature oxide 34 as a mask over the upper surface of the
13 structure, for later use as a trench mask.

14 Figures 24A and 24B indicate the results of a third
15 related group of process steps. In this third group of
16 process steps, the operator (3a) provides a photoresist mask
17 for selective etching of the low temperature oxide layer 34;
18 (3b) removes the photoresist; (3c) uses a high anisotropy
19 etch to produce a trench 29 that is substantially
20 rectangular or trapezoidal in a vertical cross-section
21 (Figure 24A); the trench 29 has a predetermined depth
22 relative to the top surface of the structure of
23 substantially $d_{tr} = 3-4 \text{ } \mu\text{m}$; and (3d) removes the remaining
24 low temperature oxide layer and the source implant oxide
25 layer to expose the n+ area 28.

26 Figures 25A and 25B show the results of a fourth
27 related group of process steps, wherein the operator (4a)
28 grows a sacrificial oxide layer (not shown) of thickness
29 substantially 3500 Å, using a steam environment at a
30 temperature of substantially $T = 1100^\circ\text{C}$ for a time interval
31 of substantially $\Delta t = 20 \text{ min.}$, over the upper surface of the
32 structure including the exposed bottom and side walls of the
33 trench 29; (4b) removes all of the sacrificial oxide layer,
34 using a wet etch, leaving the rounded corners of the trench
35 29 produced by the sacrificial oxide growth; and (4c) grows
36 a gate oxide layer 35 of thickness substantially 1200 Å,
37 using a dry O_2 environment at a temperature of substantially
38 1050°C for a time interval of substantially $\Delta t = 90 \text{ min.}$

1 Figures 26A and 26B show the results of a fifth related
2 group of process steps, wherein the operator (5a) deposits a
3 first polysilicon layer 36 (post-doped or doped in situ) of
4 thickness substantially 7500 Å on the gate oxide layer 35,
5 including the gate oxide on the bottom and side walls of the
6 trench 29; and (5b) grows an oxide layer 37 (etch-stop
7 oxide) of thickness substantially 1500 Å on the first
8 polysilicon layer 36.

9 Figures 27A and 27B show the results of a sixth process
10 step, wherein the operator (6a) deposits a second
11 polysilicon layer 38 (undoped) of thickness substantially 3
12 μm over the oxide layer 37 and in the trench 29 to fill any
13 portion of the trench that is not yet filled.

14 Figures 28A and 28B show the results of a seventh
15 related group of process steps, wherein the operator (7a)
16 removes substantially all of the second polysilicon layer 38
17 at the upper surface of the structure, not including the
18 polysilicon deposited in the trench 29; this removes most or
19 all of the cusp 39c that is otherwise manifest at the mouth
20 of the trench 29 so that the upper surface of the structure
21 is substantially planar; the etch-stop oxide layer 37 is
22 used for monitoring purposes, to determine when to stop the
23 etching process for the second polysilicon layer so that the
24 process does not remove the remainder of the second
25 polysilicon layer 38 from the trench; and (7b) removes the
26 etch-stop oxide layer 37 from the upper surface of the
27 structure, not including the portion of the etch-stop oxide
28 layer that is located in the trench 29.

29 Figures 29A and 29B show the results of an eighth
30 process step, wherein the operator (8a) masks and etches a
31 portion of the exposed first polysilicon layer 36 that is
32 adjacent to but not within the trench 29, for the
33 cross-sectional view illustrated in Figure 29A. As a result
34 of this step, any electrical connection between the portion
35 36a of the first polysilicon layer that lies within the
36 trench 29 and the portion 36b of the first polysilicon layer
37 that lies outside the trench is severed in the area shown in
38 this cross-section. The portion 36a of the first

1 polysilicon layer that lies within the trench will be used
2 for gate voltage control; electrical contact to this
3 polysilicon layer is made through the continuous (unsevered)
4 polysilicon shown in cross-section in Figure 29B.

5 Figures 30A and 30B show the results of a ninth related
6 group of process steps, wherein the operator (9a) grows a
7 thin layer of oxide over the upper surface of the structure,
8 including the two segments 36a and 36b of the first
9 polysilicon layer; (9b) deposits a BPSG layer 41 of
10 thickness substantially $0.8\mu\text{m}$ at a temperature of
11 substantially $T = 400^\circ\text{C}$ over the upper surface of the
12 structure; (9c) applies a contact mask at selected positions
13 on the BPSG layer 41 and etches apertures in the BPSG to
14 open electrical contact areas for the source region 28, the
15 heavily doped portion 27 of the body region and the gate
16 (doped polysilicon) region 36b; and (9d) raises the
17 temperature of the BPSG layer 41 to substantially $T = 900^\circ\text{C}$
18 for a time interval of substantially $\Delta t = 30$ min. and allows
19 reflow of the BPSG material to fill in and round off the
20 sharp exposed areas produced by the contact area etch.

21 Figures 31A and 31B show the results of a tenth related
22 group of process steps, wherein the operator (10a) deposits
23 a metallization layer (for example, Al/Si) over the upper
24 surface of the structure; (10b) masks and etches the
25 metallization layer into separate regions 43a (gate) and 43b
26 (source/body) to separate the gate and source/body contacts;
27 (10c) alloys the metallization material with the silicon
28 surface in regions 27 and 28, and with the doped polysilicon
29 region 36b; (10d) deposits a passivation layer (not shown,
30 optional) such as $\text{Si}_3\text{N}_4\text{H}_x$ by a PECVD process over the upper
31 surface of the structure and etches apertures in the
32 passivation layer to open electrical contact areas to the
33 gate and source/body regions; and (10e) installs a drain
34 contact 45 at the bottom surface of the substrate 23. The
35 result of these process steps in one embodiment is the
36 hexagonally-shaped transistor cell shown in a three-
37 dimensional representation in Figure 8.

38 Figure 21 and Figures 22A/22B through 31A/31B

1 illustrate the configuration and the process steps for the
2 active region (where the transistor cells are located and
3 where electrical contact is made to the source and body of
4 the transistor), and for the field region that lies adjacent
5 to the active region (where electrical contact is made to
6 the gate).

7 The metallization layer 43b shown in Figure 31A is used
8 to control the voltage of the source region 28, and to
9 assure electrical contact between the source region 28 and
10 the p+ region 27, to maintain the source and body of the
11 transistor at the same potential. This metallization layer
12 is confined within the active region and is electrically
13 isolated from the gate (doped polysilicon in the trench) by
14 the BPSG layer 41, as shown in Figure 31b.

15 Because the source/body metallization layer 43b covers
16 substantially all of the active region, the electrical
17 contact to the gate must be made in the field region. In
18 order to accomplish this, the trench 29 (containing the
19 doped polysilicon) extends beyond the boundary of the active
20 region to a portion of the field region 47 as shown in
21 Figure 21 and Figures 24A/24B. Figure 29A indicates that,
22 in the plane X_1X_2 , a cut is made in the doped polysilicon
23 layer on the top surface of the transistor cell so that the
24 doped polysilicon is separated into a first portion 36a that
25 is positioned within the trench 29 and a second portion 36b
26 to which a metallization contact 43a is made as shown in
27 Figure 21 and Figure 31A. However, Figure 29B shows that in
28 the plane X_1X_2 , the doped polysilicon remains uncut
29 (continuous); it extends beyond the end of the trench
30 protruding into the field region, and up onto the surface of
31 the structure, where it makes electrical contact to the gate
32 metallization layer 43a (Figure 21 and Figure 29B). The use
33 of a gate contact that is positioned in a field area outside
34 the active area of the array of transistor cells, ensures
35 the continuity of gate electrode from its metallization
36 contact through a layer of doped polysilicon to the oxidized
37 trench sidewalls in the DMOS transistor cells. This gate
38 contact approach is both topologically and technologically

1 different from gate contact approaches used in planar DMOS
2 transistors.

3 Growth of a sacrificial oxide layer at the edge of the
4 trench 29, as discussed in connection with Figures 25A and
5 25B, has two other surprising and beneficial effects in
6 configurations such as those shown in Figure 8. Where a
7 silicon dioxide layer is grown from a silicon layer that is
8 possibly doped with p type dopant and/or n type dopant, the
9 p type dopant will preferentially segregate in the silicon
10 oxide and n type dopant will preferentially segregate in the
11 silicon. Figure 32 graphically illustrates p type dopant
12 concentration in the body zone as a function of distance x
13 from the edge of the trench oxide layer, before growth of
14 the sacrificial oxide layer and after growth of this
15 layer. As a result of growth of this oxide layer contiguous
16 to the p body zone 27, the p type dopant concentration
17 decreases in the channel region adjacent to the oxide-
18 silicon interface, as shown in Figure 32. This allows the
19 use of a higher p type dopant concentration in the p body
20 zone 27, so that for a given value of threshold voltage in
21 the channel region, the resistance between the channel and
22 the body contact (p+ region 33) is reduced and bipolar
23 breakdown (latchback) is suppressed.

24 Figure 33 graphically illustrates the junctions or
25 boundaries between portions of the n+ source region 28, the
26 p body region 27 and the n- epitaxial region 25 that are
27 adjacent to the interfaces of these regions with the trench
28 29 (or trench oxide layer), before and after growth of the
29 sacrificial trench oxide layer. As a result of the growth
30 of this oxide layer, the p type dopant concentration is
31 reduced in the region 27 and the n type dopant concentration
32 is increased in the regions 28 and 25. This results in a
33 shortened channel length in the p body zone 27 from source
34 region 28 to epitaxial region 25, which produces superior
35 on-state resistance (i.e., a lower resistance value). The
36 conventional method of producing short channel lengths in
37 planar DMOS transistors begins with very shallow junctions;
38 this approach severely limits the number of high temperature

1 cycles that may be used in formation of the device. In the
2 technique for achieving short channel lengths disclosed
3 herein, the natural segregation of p type and n type dopants
4 at an oxide-silicon interface is used to shorten the channel
5 length; this approach does not appear to limit the number of
6 high temperature cycles used in the formation of the device.

7 The preferred embodiment discussed here has used an n+
8 source region 28, p/p+ body region 27, n epitaxial layer 25
9 and n+ drain region 23. The electrical conductivity types
10 of each of these regions can be simultaneously exchanged
11 (n type + p type, and p type + n type) with no qualitative
12 change in the results.

13 For an n type substrate 23 (Figure 8), substrate
14 resistivity should be of the order of five milliohm-cm so
15 that substrate doping concentration should be at least
16 10^{19}cm^{-3} ; for a p type substrate the doping concentration
17 should be somewhat higher. For an n type (p type) epitaxial
18 layer 25, the resistivity should be about one Ohm-cm so that
19 the doping concentration should be in the range
20 $10^{15}\text{--}10^{16}\text{cm}^{-3}$ ($10^{16}\text{--}10^{17}\text{cm}^{-3}$). The heavily doped portion
21 27c of the body region 27 should be doped to at least
22 10^{18}cm^{-3} (surface dopant concentration), and preferably
23 should have a surface dopant concentration of $5 \times 10^{18}\text{cm}^{-3}$ or
24 greater. The lighter-doped portion of the body region 27
25 may be doped in the range $10^{16}\text{--}10^{17}\text{cm}^{-3}$; the details of the
26 body profile are not critical, but they must be consistent
27 with a $5 \times 10^{16}\text{cm}^{-3}$ peak body concentration for threshold
28 voltage to be in the range of 2-3 V. The source region 28
29 must provide a good ohmic contact and should have a surface
30 dopant concentration of at least $5 \times 10^{19}\text{cm}^{-3}$.

31 Although the preferred embodiments of the invention
32 have been shown and described herein, variation and
33 modification may be made without departing from the scope of
34 the invention.

35
36
37
38